Kontakt
Jak kupować
Dostawa
Doradca ds. zakupów
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
Angielski
124 b
30 dni na zwrot towaru
Klienci kupili także
/
Miękka
118.65
zł
/
Kalendarz
83.01
zł
Static methods are very successful in deriving crucial properties (e.g. timing behaviour) of safety critical systems. Some information in the analysed program are not available either because they cannot be determined statically or because they were intentionally sacrificed (i.e. abstracted) to make program analysis tractable. These abstractions make program simulation nondeterministic. This book describes the algorithms and semantics developed and used in building an abstraction-aware compiler thatderives/generates pipeline analysis from an abstracted VHDL specification of the target microprocessor. This analysis is used in a commercial tool frame for deriving upper bound over executiontime of critical tasks. This book is useful for computer scientists and engineers concerned with computing timing analyses based on VHDL specification of the target hardware.
Informacje o książce
Angielski
Podaruj tę książkę jeszcze dziś
To łatwe
1 Dodaj książkę do koszyka i wybierz „dostarczyć jako prezent” 2 W odpowiedzi wyślemy Ci bon 3 Książka dotrze na adres obdarowanegoMogłoby Cię także zainteresować
/
Miękka
63.03
zł
/
Twarda
710.32
zł
/
Miękka
63.73
zł
/
Twarda
697.87
zł
