Darmowa dostawa dla zamówień powyżej 299,00 zł.

Sprawdzić stan zamówienia

Zostań członkiem wspólnoty miłośników książek z całego świata i zyskaj mnóstwo korzyści. Załóż konto bezpłatnie

Darmowa dostawa z usługą Inpost oraz Orlen od 299.00 zł

DPD Kurier 12.99 zł Poczta Polska 18.99 zł Paczkomat 13.99 zł InPost Kurier 12.99 zł Punkt DPD 11.99 zł

Kontakt

Jak kupować

Pomoc

Moje konto

▸ Pusty :-(

Darmowa dostawa dla zamówień powyżej 299,00 zł.

Guide to Computer Processor Architecture

Name: Guide to Computer Processor Architecture
Brand: Springer Nature B.V.
SKU: 43416395
Price: 234.68 PLN
Availability: InStock
Author: Goossens Bernard Goossens
ISBN: 9783031180248

A RISC-V Approach, with High-Level Synthesis

Goossens Bernard Goossens

Język

Angielski

Książka Miękka

Kod Libristo: 43416395

Wydawnictwo Springer Nature B.V., styczeń 2023

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V... Cały opis

Kod Libristo: 43416395

131 b

234.68 zł

Dostępna u dostawcy Wysyłamy za 10-18 dni

Nawet do 30 dni na zwrot

Klienci kupili także

Flow Nummer 92 (6/2025) Deutsche Medien-Manufaktur GmbH & Co. KG

Miękka

38.71 zł

Calendar girl. Février Audrey Carlan

Miękka

57.71 zł

Adultos En Forma. C Javi Navas

Miękka

44.77 zł

Lucians Dialog A Baar

Miękka

54.63 zł

Etudes et lecons sur la Revolution Francaise 8 Volume Set Alphonse Aulard

Miękka

965.95 zł

Emegin Sövalyeleri Nazim Alpman

Miękka

61.51 zł

UNIDAD DE LOS CREYENTES, LA SÁNCHEZ MIELGO

Miękka

158.98 zł

Transmetropolitan Tom 1 Warren Ellis

Twarda

90.37 zł

Throne of Glass - Collector Sarah J. Maas

Twarda

130.53 zł

Technológia pre 3. ročník učebného odboru pekár Gabriela Dubová

Miękka

119.54 zł

Mitos políticos árabes Enmanuel Sivan

Miękka

109.68 zł

Speicheldrüsenerkrankungen, Anämie und neue Klassifizierung - ein update Abhinav Kumar

Miękka

170.07 zł

The 1st Album 'Armageddon' (MY Power Ver.) Aespa

CD Audio

108.86 zł

Insekten, Schnecken, Würmer und Spinnen Klara Kirschbaum

binding.

78.66 zł

TOKYO REVENGERS WAKUI

Książka

69.21 zł

Pyramis Johann Frantz Griendel

Miękka

50.73 zł

SUP-Guide Allgäu & Bodensee Björn Nehrhoff von Holderberg

Miękka

66.34 zł

Christmas Pig Rowling Joanne

Twarda

120.77 zł

Игры, в которые играют люди Эрик Берн

Miękka

68.50 zł

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).

Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).

The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.

Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.

Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.