Zobacz książki o podobnej tematyce

Więcej informacji o ASIC and FPGA Verification

• Dane szczegółowe
• Opis
• Ulubione w innej kategorii

Za ten zakup dostaniesz 240 punkty

Opis

Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs. "ASIC and FPGA Verification: A Guide to Component Modeling" expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs. This book provides numerous models and a clearly defined methodology for performing board-level simulation. It covers the details of modeling for verification of both logic and timing. This is the first book to collect and teach techniques for using VHDL to model 'off-the-shelf' or 'IP' digital components for use in FPGA and board-level design verification.

Szczegóły książki

Kategoria Książki po angielsku Technology, engineering, agriculture Electronics & communications engineering Electronics engineering

• Pełny tytuł: ASIC and FPGA Verification
• Podtytuł: A Guide to Component Modeling
• Autor: Richard Munden
• Język: Angielski
• Oprawa: Miękka
• Liczba stron: 336
• EAN: 9780125105811
• ISBN: 0125105819
• ID: 04495202
• Wydawca: Morgan Kaufmann Publishers
• Waga: 866 g
• Wymiary: 244 × 197 × 24 mm
• Data wydania: 29. September 2004

Ulubione w innej kategorii

---

---

---